To get synthesizable and portable VHDL, it is necessary to describe the design with simple blocks which can be easily translated into logic gates. All of our IPs are written in synthesizable VHDL.